

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

P2803/W0D




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7 : G02F 1/1362		A1	(11) International Publication Number: WO 00/37999
			(43) International Publication Date: 29 June 2000 (29.06.00)
(21) International Application Number: PCT/GB99/04279			(81) Designated States: AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).
(22) International Filing Date: 16 December 1999 (16.12.99)			
(30) Priority Data: 9827901.1 19 December 1998 (19.12.98) GB			
(71) Applicant (for all designated States except US): THE SECRETARY OF STATE FOR DEFENCE [GB/GB]; Defence Research and Evaluation Agency, Ively Road, Farnborough, Hampshire GU14 0LX (GB).			
(72) Inventors; and (75) Inventors/Applicants (for US only): CROSSLAND, William, Alden [GB/GB]; University of Cambridge, Engineering Dept., Trumpington Street, Cambridge CB2 1PZ (GB). YU, Tat, Chi, B. [-/-]; - (**).			
(74) Agents: GODDARD, David, John; Harrison Goddard Foote, 1 Stockport Road, Marple, Stockport SK6 6BD (GB) et al.			Published With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

jc979 U.S. PTO
10/085140
03/01/02

(54) Title: ACTIVE SEMICONDUCTOR BACKPLANE



(57) Abstract

An active semiconductor backplane is disclosed comprising an array of addressable active elements (52) on a semiconductor substrate (51) for selectively energising respective first electrodes (65) of the array, for example in a liquid crystal matrix cell. To reduce photo-induced degradation of images produced thereby (a) at least part of the region beneath a first electrode is adapted to act as a capacitor, for example a depletion layer (66) acting as a reverse biased diode, and/or (b) substantially the whole of each active element is covered by a metallic conductor (59, 60 - coupled to row and column conductors). In a variant of (b) the array of active elements may be covered by an insulating layer, and each active element is connected to a metal electrode on the insulating layer, the array of said metal electrodes thus formed covering more than 65 % of the area of said array.